版權(quán)說(shuō)明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)
文檔簡(jiǎn)介
折疊式級(jí)聯(lián)運(yùn)放的仿真折疊式級(jí)聯(lián)運(yùn)放的仿真TheTypicalPerformanceofOp-AmpOpen-LoopDifferentialGain(AV)Common-modeRejectionRatio(CMRR)PowerSignalRejectionRatio(PSRR)PhaseMargin(PM)InputCommonModeRange(ICMR)OutputSwingRange(OSR)Input/OutputImpedance(CIN/ROUT)SlewRateNoiseTheTypicalPerformanceofOp-TheSchematicofFoldedCascodeOp-AmpInordertodeceasethepowerConsumption,IBIASisonly30nA.
TheSchematicofFoldedCascodCreateSchematicandSymbolinSpectreTocreateasymbolofaschematic:FromDesign->CreateCellview->FromCellviewCreateSchematicandSymbolinOpen-LoopDifferentialGainDCSweepVP-VN(largesignal)ACSweepVP-VNwithfixedfrequency(smallsignal)TwomethodsofsimulatingOpen-LoopDifferentialGainisavailableinADE(AnalogDesignEnvironment)Open-LoopDifferentialGainDCTest-BenchofOpen-LoopDifferentialGain(method1)
DCSweepVP-VN(largesignal)Inthismethod,VP=VCM_IN+x,andVN=VCM_IN-xWhere,VCM_IN
isthecommonvoltage,xisadesignvariables.SetupVNSetupVPTest-BenchofOpen-LoopDifferADEofOpen-LoopDifferentialGain(method1)ToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DCADEofOpen-LoopDifferentialWaveformofOpen-LoopDifferentialGain(method1)Where,
DifferentialGainis71.56dBToobtainVCOM_OUT
FromCalculator->SpecialFunctions->ValueVOUT-VCOM_OUTToobtainDCgainFromCalculator->SpecialFunctions->derivWaveformofOpen-LoopDifferenTest-BenchofOpen-LoopDifferentialGain(method2)
ACSweepVP-VNwithfixedfrequencySetupVNSetupVPInthismethod,VP=VCM_IN+x+VAC,andVN=VCM_INWhere,VCM_IN
istheinputcommonvoltage,xisadesignvariables,VACisaACvoltageforACSweep.Test-BenchofOpen-LoopDifferADEofOpen-LoopDifferentialGain(method2)ToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACFixedFreqADEofOpen-LoopDifferentialWaveformofOpen-LoopDifferentialGain(method2)DifferentialGainis65.56dBTheresultsofthetwomethodsaredifferent,Infact,method1ismoreaccurateforDCgain.WaveformofOpen-LoopDifferenCommon-modeRejectionRatio
Youcangetdetailillustrationfrom“CMOSAnalogCircuitDesign”,PhillipE.Allen,OxfordUniversityPress,Inc.Common-modeRejectionRatioYoTest-BenchofCMRRWhere,
VCOM_IN
istheinputcommonvoltage,VACisaACvoltageforACSweep.Test-BenchofCMRRWhere,VCOMADEofCMRRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofCMRRToaddamodelforWaveformofCMRR1/CMRRCMRRToobtainCMRR:FromCalculator->1/x1/CMRRandCMRRplotdirectly.WaveformofCMRR1/CMRRCMRRTooWaveformofCMRRToobtainmagnitudePlotofCMRR:FromCalculator->dB20FrequencyresponseofCMRRTheCMRRis72.14dBatlowfrequencyrange.ToobtainphasePlotofCMRR:FromCalculator->phaseWaveformofCMRRToobtainmagnPowerSignalRejectionRatio
Youcangetdetailillustrationfrom“CMOSAnalogCircuitDesign”,PhillipE.Allen,OxfordUniversityPress,Inc.PowerSignalRejectionRatioYTest-BenchofPSRRWhere,
VACisaACvoltageforACSweep,andVDCisaDCvoltageTest-BenchofPSRRWhere,VACADEofPSRRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofPSRRToaddamodelforWaveformofPSRR1/PSRRPSRRToobtainCMRR:FromCalculator->1/x1/PSRRandPSRRplotdirectly.WaveformofPSRR1/PSRRPSRRTooWaveformofPSRRToobtainmagnitudePlotofPSRR:FromCalculator->dB20FrequencyresponseofPSRRTheCMRRis79.17dBatlowfrequencyrange.ToobtainphasePlotofPSRR:FromCalculator->phaseWaveformofPSRRToobtainmagnPhaseMarginofOpen-loopfrequencyResponse
Where,VCM_INistheinputcommonvoltage,VACisaACvoltageforACSweep,AndCListheloadingcapacitor.PhaseMarginofOpen-loopfreqTest-BenchofPMVCM_INVACThedominantpoleiscontrolledbyCL
infoldedCascodeopamp.Test-BenchofPMVCM_INVACThedADEofPMToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofPMToaddamodelforthWaveformofPMToobtainmagnitudePlotofopen-loop:FromCalculator->dB20open-loopfrequencyresponseThePMis74owhenCLis5pf.ToobtainphasePlotofopen-loop:FromCalculator->phase
Therehavetwopolesinopen-loopfrequencyresponse,oneisthedominantpoleofoutputnet,andtheanotheristhemirrorpolecausedbyactivecurrentmirror.
WaveformofPMToobtainmagnitInputCommon-modeRangeWhere,xisadesignvariablesandCListheloadingcapacitor.InputCommon-modeRangeWhere,Test-BenchofICMRTest-BenchofICMRADEofICMRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DCADEofICMRToaddamodelforWaveformofICMRICMRTheinputcommon-moderangeis0~4.2VWaveformofICMRICMRTheinputOutputSwingRangeWhere,VCM_IN
istheinputcommonvoltage,xisadesignvariables.
ToobtainOSROutputSwingRangeWhere,VCM_ITest-BenchofOSRDCSweepVP-VN
Inthismethod,VP=VCM_IN+x,andVN=VCM_IN-xWhere,VCM_IN
isthecommonvoltage,xisadesignvariables.SetupVNSetupVPTest-BenchofOSRDCSweepVPADEofOSRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DCADEofOSRToaddamodelforWaveformofOSRYoucangettheleftwaveformfrompage8.OSRTheoutputswingrangeisfrom842.5mVto4.381V.PS:OSRisdependenceofapplicationsandisnotconstant.
WaveformofOSRYoucangeInputCapacitorWhere,VCM_IN
istheinputcommonvoltage,VACisACvoltageforACSweep.
InputCapacitorWhere,VCM_INiTest-BenchofCINVCM_INVACTest-BenchofCINVCM_INVACADEofCINToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofCINToaddamodelfortWaveformofCIN
Theinputcapacitorisapproximateof5pfWaveformofCINTheinputcapaOutputResistanceTheschematicofobtainingopen-loopoutputresistanceRO.TheequivalentmodelbyusingTheveninformOntheopamp.Thus,simulatingROUTandknowingAVallowsonetocalculatetheoutputresistanceROoftheopamp.OutputResistanceTheschematTest-BenchofROUTIOUTVOUT200RR=1GVIN=0VTest-BenchofROUTIOUTVOUT200RADEofROUTToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaTRANSweepFromADE->Analyses->Choose->TRANADEofROUTToaddamodelforWaveformofROUT
IOUTROUTWaveformofROUTIOUTROUTSlewRateTheunity-gainconfigurationplacestheseverestrequirementsonstabilityandslewratebecauseitsfeedbackisthelargest,resultinginthelargestvaluesofloop-gain,andshouldalwaysbeusedasaworst-casemeasurement.SlewRateTheunity-gainTest-benchofSlewRateTheinputstepmagnitudeis2V.Test-benchofSlewRateTheinpADEofSRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaTranFromADE->Analyses->Choose->TranADEofSRToaddamodelfortWaveformofSR
SR=95.1KV/sWaveformofSRSR=95.1KV/sNoiseThermalNoise(A)channelnoise(id)(A)RSnoise(rs)(A)RDnoise(rd)FlickerNoise(fn)NoiseThermalNoiseTest-BenchofNoiseVCM_INVACThedominantpoleiscontrolledbyCL
infoldedCascodeopamp.Test-BenchofNoiseVCM_INVACThADEofNoiseToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaNoiseFromADE->Analyses->Choose->noiseADEofNoiseToaddamodelforWaveformofNoiseOutputnoiseInput-referrednoiseToobtainoutputnoiseandinput-referrednoise:FromADE->results->Directplot->mainformWaveformofNoiseOutputnoiseI折疊式級(jí)聯(lián)運(yùn)放的仿真折疊式級(jí)聯(lián)運(yùn)放的仿真TheTypicalPerformanceofOp-AmpOpen-LoopDifferentialGain(AV)Common-modeRejectionRatio(CMRR)PowerSignalRejectionRatio(PSRR)PhaseMargin(PM)InputCommonModeRange(ICMR)OutputSwingRange(OSR)Input/OutputImpedance(CIN/ROUT)SlewRateNoiseTheTypicalPerformanceofOp-TheSchematicofFoldedCascodeOp-AmpInordertodeceasethepowerConsumption,IBIASisonly30nA.
TheSchematicofFoldedCascodCreateSchematicandSymbolinSpectreTocreateasymbolofaschematic:FromDesign->CreateCellview->FromCellviewCreateSchematicandSymbolinOpen-LoopDifferentialGainDCSweepVP-VN(largesignal)ACSweepVP-VNwithfixedfrequency(smallsignal)TwomethodsofsimulatingOpen-LoopDifferentialGainisavailableinADE(AnalogDesignEnvironment)Open-LoopDifferentialGainDCTest-BenchofOpen-LoopDifferentialGain(method1)
DCSweepVP-VN(largesignal)Inthismethod,VP=VCM_IN+x,andVN=VCM_IN-xWhere,VCM_IN
isthecommonvoltage,xisadesignvariables.SetupVNSetupVPTest-BenchofOpen-LoopDifferADEofOpen-LoopDifferentialGain(method1)ToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DCADEofOpen-LoopDifferentialWaveformofOpen-LoopDifferentialGain(method1)Where,
DifferentialGainis71.56dBToobtainVCOM_OUT
FromCalculator->SpecialFunctions->ValueVOUT-VCOM_OUTToobtainDCgainFromCalculator->SpecialFunctions->derivWaveformofOpen-LoopDifferenTest-BenchofOpen-LoopDifferentialGain(method2)
ACSweepVP-VNwithfixedfrequencySetupVNSetupVPInthismethod,VP=VCM_IN+x+VAC,andVN=VCM_INWhere,VCM_IN
istheinputcommonvoltage,xisadesignvariables,VACisaACvoltageforACSweep.Test-BenchofOpen-LoopDifferADEofOpen-LoopDifferentialGain(method2)ToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACFixedFreqADEofOpen-LoopDifferentialWaveformofOpen-LoopDifferentialGain(method2)DifferentialGainis65.56dBTheresultsofthetwomethodsaredifferent,Infact,method1ismoreaccurateforDCgain.WaveformofOpen-LoopDifferenCommon-modeRejectionRatio
Youcangetdetailillustrationfrom“CMOSAnalogCircuitDesign”,PhillipE.Allen,OxfordUniversityPress,Inc.Common-modeRejectionRatioYoTest-BenchofCMRRWhere,
VCOM_IN
istheinputcommonvoltage,VACisaACvoltageforACSweep.Test-BenchofCMRRWhere,VCOMADEofCMRRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofCMRRToaddamodelforWaveformofCMRR1/CMRRCMRRToobtainCMRR:FromCalculator->1/x1/CMRRandCMRRplotdirectly.WaveformofCMRR1/CMRRCMRRTooWaveformofCMRRToobtainmagnitudePlotofCMRR:FromCalculator->dB20FrequencyresponseofCMRRTheCMRRis72.14dBatlowfrequencyrange.ToobtainphasePlotofCMRR:FromCalculator->phaseWaveformofCMRRToobtainmagnPowerSignalRejectionRatio
Youcangetdetailillustrationfrom“CMOSAnalogCircuitDesign”,PhillipE.Allen,OxfordUniversityPress,Inc.PowerSignalRejectionRatioYTest-BenchofPSRRWhere,
VACisaACvoltageforACSweep,andVDCisaDCvoltageTest-BenchofPSRRWhere,VACADEofPSRRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofPSRRToaddamodelforWaveformofPSRR1/PSRRPSRRToobtainCMRR:FromCalculator->1/x1/PSRRandPSRRplotdirectly.WaveformofPSRR1/PSRRPSRRTooWaveformofPSRRToobtainmagnitudePlotofPSRR:FromCalculator->dB20FrequencyresponseofPSRRTheCMRRis79.17dBatlowfrequencyrange.ToobtainphasePlotofPSRR:FromCalculator->phaseWaveformofPSRRToobtainmagnPhaseMarginofOpen-loopfrequencyResponse
Where,VCM_INistheinputcommonvoltage,VACisaACvoltageforACSweep,AndCListheloadingcapacitor.PhaseMarginofOpen-loopfreqTest-BenchofPMVCM_INVACThedominantpoleiscontrolledbyCL
infoldedCascodeopamp.Test-BenchofPMVCM_INVACThedADEofPMToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofPMToaddamodelforthWaveformofPMToobtainmagnitudePlotofopen-loop:FromCalculator->dB20open-loopfrequencyresponseThePMis74owhenCLis5pf.ToobtainphasePlotofopen-loop:FromCalculator->phase
Therehavetwopolesinopen-loopfrequencyresponse,oneisthedominantpoleofoutputnet,andtheanotheristhemirrorpolecausedbyactivecurrentmirror.
WaveformofPMToobtainmagnitInputCommon-modeRangeWhere,xisadesignvariablesandCListheloadingcapacitor.InputCommon-modeRangeWhere,Test-BenchofICMRTest-BenchofICMRADEofICMRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DCADEofICMRToaddamodelforWaveformofICMRICMRTheinputcommon-moderangeis0~4.2VWaveformofICMRICMRTheinputOutputSwingRangeWhere,VCM_IN
istheinputcommonvoltage,xisadesignvariables.
ToobtainOSROutputSwingRangeWhere,VCM_ITest-BenchofOSRDCSweepVP-VN
Inthismethod,VP=VCM_IN+x,andVN=VCM_IN-xWhere,VCM_IN
isthecommonvoltage,xisadesignvariables.SetupVNSetupVPTest-BenchofOSRDCSweepVPADEofOSRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DCADEofOSRToaddamodelforWaveformofOSRYoucangettheleftwaveformfrompage8.OSRTheoutputswingrangeisfrom842.5mVto4.381V.PS:OSRisdependenceofapplicationsandisnotconstant.
WaveformofOSRYoucangeInputCapacitorWhere,VCM_IN
istheinputcommonvoltage,VACisACvoltageforACSweep.
InputCapacitorWhere,VCM_INiTest-BenchofCINVCM_INVACTest-BenchofCINVCM_INVACADEofCINToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofCINToaddamodelfortWaveformofCIN
Theinputcapacitorisapproximateof5pfWaveformofCINTheinputcapaOutputResistanceTheschematicofobtainingopen-loopoutputresistanceRO.TheequivalentmodelbyusingTheveninformOn
溫馨提示
- 1. 本站所有資源如無(wú)特殊說(shuō)明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
- 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
- 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁(yè)內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒(méi)有圖紙預(yù)覽就沒(méi)有圖紙。
- 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
- 5. 人人文庫(kù)網(wǎng)僅提供信息存儲(chǔ)空間,僅對(duì)用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對(duì)用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
- 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請(qǐng)與我們聯(lián)系,我們立即糾正。
- 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。
最新文檔
- 五年級(jí)數(shù)學(xué)口算100題
- 昆明冶金高等??茖W(xué)校《醫(yī)學(xué)文獻(xiàn)檢索1》2023-2024學(xué)年第一學(xué)期期末試卷
- 江蘇食品藥品職業(yè)技術(shù)學(xué)院《中外文學(xué)名著欣賞藏》2023-2024學(xué)年第一學(xué)期期末試卷
- 吉林建筑大學(xué)《商務(wù)統(tǒng)計(jì)實(shí)訓(xùn)》2023-2024學(xué)年第一學(xué)期期末試卷
- 湖南軟件職業(yè)技術(shù)大學(xué)《GIS軟件應(yīng)用實(shí)驗(yàn)(一)》2023-2024學(xué)年第一學(xué)期期末試卷
- 湖北幼兒師范高等??茖W(xué)?!哆^(guò)程原理》2023-2024學(xué)年第一學(xué)期期末試卷
- 【物理】《跨學(xué)科實(shí)踐:制作微型密度計(jì)》(教學(xué)設(shè)計(jì))-2024-2025學(xué)年人教版(2024)初中物理八年級(jí)下冊(cè)
- 高考物理總復(fù)習(xí)《功和功率、動(dòng)能定理》專項(xiàng)測(cè)試卷含答案
- 中國(guó)民航大學(xué)《中級(jí)財(cái)務(wù)會(huì)計(jì)Ⅱ》2023-2024學(xué)年第一學(xué)期期末試卷
- 鄭州理工職業(yè)學(xué)院《服裝展示設(shè)計(jì)》2023-2024學(xué)年第一學(xué)期期末試卷
- 2025年湖北武漢工程大學(xué)招聘6人歷年高頻重點(diǎn)提升(共500題)附帶答案詳解
- 【數(shù) 學(xué)】2024-2025學(xué)年北師大版數(shù)學(xué)七年級(jí)上冊(cè)期末能力提升卷
- GB/T 26846-2024電動(dòng)自行車用電動(dòng)機(jī)和控制器的引出線及接插件
- 遼寧省沈陽(yáng)市皇姑區(qū)2024-2025學(xué)年九年級(jí)上學(xué)期期末考試語(yǔ)文試題(含答案)
- 妊娠咳嗽的臨床特征
- 2024年金融理財(cái)-擔(dān)保公司考試近5年真題附答案
- 泰山產(chǎn)業(yè)領(lǐng)軍人才申報(bào)書
- 高中語(yǔ)文古代文學(xué)課件:先秦文學(xué)
- 人教版五年級(jí)上冊(cè)遞等式計(jì)算100道及答案
- 六年級(jí)-上學(xué)期-心理健康教育教案
- 行車組織題庫(kù)(199道)
評(píng)論
0/150
提交評(píng)論