CMOS工藝流程講解_第1頁(yè)
CMOS工藝流程講解_第2頁(yè)
CMOS工藝流程講解_第3頁(yè)
CMOS工藝流程講解_第4頁(yè)
CMOS工藝流程講解_第5頁(yè)
已閱讀5頁(yè),還剩45頁(yè)未讀 繼續(xù)免費(fèi)閱讀

下載本文檔

版權(quán)說(shuō)明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)

文檔簡(jiǎn)介

1、Wafer FabricationProcessTechnologyCMOSContent0.5um CMOS process flow& cross section0.18um CMOS process flow&cross sectionPCM introductionCMOSStarting with a silicon waferCross Section of the Silicon WaferMagnifying the Cross SectionCMOSn/p-well FormationGrow Thin OxideDeposit NitrideDeposit Resistsi

2、licon substrateUV ExposureDevelop ResistEtch Nitriden-well ImplantRemove ResistCMOSn/p-well Formationsilicon substrateGrow Oxide (n-well)Remove Nitridep-well ImplantRemove OxideTwin-well Drive-inp-welln-wellRemove Drive-In Oxidesilicon substratep-welln-wellCMOSLOCOS IsolationGrow Thin OxideDeposit N

3、itrideDeposit ResistUV ExposureDevelop ResistEtch NitrideRemove ResistCMOSLOCOS Isolationsilicon substratep-welln-wellDeposit ResistUV ExposureDevelop ResistField Implant BRemove ResistGrow Field OxideFoxRemove NitrideRemove Oxidesilicon substratep-welln-wellGrow Screen OxideCMOSTransistor Fabricati

4、onVt ImplantDeposit ResistUV ExposureDevelop ResistPunchthrough ImplantRemove ResistRemove OxideFoxsilicon substratep-welln-wellGrow Gate OxideCMOSTransistor FabricationDeposit PolySiPolySi ImplantpolySipolySiDeposit ResistUV ExposureDevelop ResistEtch PolySiRemove ResistFoxsilicon substratep-welln-

5、wellCMOSTransistor FabricationDeposit Thin OxideDeposit ResistUV ExposureDevelop Resistn-LDD ImplantRemove ResistFoxpolySipolySisilicon substratep-welln-wellCMOSTransistor FabricationDeposit ResistUV ExposureDevelop Resistp-LDD ImplantRemove ResistDeposit Spacer OxideEtch Spacer OxideFoxpolySipolySi

6、silicon substratep-welln-wellCMOSTransistor FabricationDeposit ResistUV ExposureDevelop Resistn+ S/D Implantn+n+Remove ResistFoxpolySipolySisilicon substratep-welln-wellCMOSTransistor FabricationDeposit ResistUV ExposureDevelop Resistp+ S/D Implantp+p+Remove ResistFoxpolySipolySin+n+silicon substrat

7、ep-welln-wellCMOSContacts & InterconnectsDeposit BPTEOSBPTEOSBPSG ReflowPlanarization EtchbackDeposit ResistUV ExposureDevelop ResistContact EtchbackRemove ResistFoxpolySipolySin+n+p+p+silicon substratep-welln-wellCMOSContacts & InterconnectsDepost Metal 1Metal 1Deposit ResistUV ExposureDevelop Resi

8、stEtch Metal 1Remove ResistFoxpolySipolySip+p+n+n+BPTEOSsilicon substratep-welln-wellCMOSContacts & InterconnectsDeposit IMD 1IMD1Deposit SOGSOGPlanarization EtchbackDeposit ResistUV ExposureDevelop ResistVia EtchRemove ResistFoxpolySipolySip+p+Metal 1n+n+BPTEOSsilicon substratep-welln-wellCMOSConta

9、cts & InterconnectsDeposit Metal 2Metal 2Metal 2Deposit ResistUV ExposureDevelop ResistEtch Metal 2Remove ResistDeposit PassivationFoxpolySipolySip+p+Metal 1n+n+BPTEOSIMD1SOGPassivation0.18um Process Cross sectionPad oxideP SubstrateOD SiN0.18um Process Cross sectionP Substrate0.18um Process Cross s

10、ectionP SubstratePwell maskPwellNAPTVTNB11 Pwell/NAPT/VTN ImplantNwell maskP31 Nwell/P_APT/VTP ImplantNwellPAPTVTP0.18um Process Cross sectionP SubstratePwellNAPTVTNNwellNfieldPAPTMask 132HF Wet dip and Grow Gate oxide-2 0.18um Process Cross sectionPoly NLDDP SubstrateNLDDPwellNAPTVTNNwellPAPTVTPPol

11、yNLDD implantNLDD 114 maskPLDD 113 maskPLDD implant0.18um Process Cross sectionPoly PLDDPLDD NLDDP SubstrateNLDDPwellNAPTVTNNwellPAPTVTPPolyPLDD 197 mask (3.3V &1.8V)P-pocket/PLDD impNLDD 116 mask (3.3V)NLDD2-1 As/NLDD2-2P31 imp0.18um Process Cross sectionPoly P SubstratePwellNAPTNwellPAPTVTPPolyPSD

12、NSDNSDNSDPSDPSDPSD 197 maskNSD 198 maskNSD imp0.18um Process Cross sectionPoly P SubstratePwellNAPTNwellPAPTVTPPolyPSDNSDNSDNSDPSDPSD0.18um Process Cross sectionPoly P SubstratePwellNAPTNwellPAPTVTPPolyPSDNSDNSDNSDPSDPSDWWWWILDTrench oxide0.18um Process Cross sectionPolyi P SubstratePwellNAPTNwellPA

13、PTVTPPolyPSDNSDNSDNSDPSDPSDWWWWILDTrench oxide0.18um Process Cross sectionPoly P SubstratePwellNAPTNwellPAPTVTPPolyiPSDNSDNSDNSDPSDPSDWWWWILDTrench oxideIMD-1WWWW0.18um Process Cross sectionPoly P SubstratePwellNAPTNwellPAPTVTPPolyPSDNSDNSDNSDPSDPSDWWWWILDTrench oxideIMD-1WWWWMetal-1Metal-20.18um Pr

14、ocess Cross sectionMetal-1IMD-1A-Si PwellNAPTNwellPAPTVTPPolyPSDNSDNSDNSDPSDPSDWWWWILDTrench oxideMetal-4IMD-4WWWIMD-5Metal-6IMD-3WWMetal-2IMD-2Metal_5WWWWWWWWPCMPCM就是Process Control & Monitor的簡(jiǎn)稱;同時(shí),PCM也稱為WAT:Wafer Accept Test;PCM -Purpose PCM 主要把線上一些工藝異常進(jìn)行及時(shí)的反映,在產(chǎn)品入庫(kù)前對(duì)其進(jìn)行最后一道質(zhì)量的檢驗(yàn),其作用歸納起來(lái),主要有如下幾點(diǎn):

15、(1)對(duì)產(chǎn)品進(jìn)行參數(shù)質(zhì)量檢驗(yàn); (2)監(jiān)控在線工藝對(duì)電參數(shù)的影響,以及工藝的波動(dòng); (3)判定WAFER PASS/FAIL的一個(gè)重要依據(jù),客戶會(huì)根據(jù)PCM 測(cè)試情況,決定接收、或拒收WAFER。 (4) Yield analysis PCM key items (1)Vt (2) BVD (3)Ion (4)Leakage (5)Sheet Rs (6)Rc (7)Capacitor (8) OthersPCM Test LocationPCMMOS TransistorPCM Vt measurePCM BVD maesurePCM Leakage measurePCM I-V curve

16、 PCM InterPoly CapacitorMETALPOLY2POLY1POLY2POLY1FOXP-SUBW (Capacitor Width)L (Capacitor Length)CAPACITORCAPACITORPCM Poly RsWLP SubstrateLWP SubstrateHigh Resistor layerPoly1Metal1Poly1( Low Rs )( High Rs )Poly Resistor Marking layer PCM NW RsP-SUBN WellMetalN+ContactNCOMP(N+ implant)NwellL N+Nwell Resistor Marking LayerPCM N+ RsP-SUBMetalContactNCOMP(N+ implant)L N+N+ Resistor Marking LayerPCM P+ RsP-SUBMetalPCOMP(P+ implant)NwellL P+NwellPCM P+/NWPCOMP(P+ implant)P-SUBN WellMetalP+N+ContactNCOMP(N+ implant)Nwell

溫馨提示

  • 1. 本站所有資源如無(wú)特殊說(shuō)明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁(yè)內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒(méi)有圖紙預(yù)覽就沒(méi)有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 人人文庫(kù)網(wǎng)僅提供信息存儲(chǔ)空間,僅對(duì)用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對(duì)用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請(qǐng)與我們聯(lián)系,我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。

評(píng)論

0/150

提交評(píng)論