三維集成技術(shù)的挑戰(zhàn)與解決方案_第1頁(yè)
三維集成技術(shù)的挑戰(zhàn)與解決方案_第2頁(yè)
三維集成技術(shù)的挑戰(zhàn)與解決方案_第3頁(yè)
三維集成技術(shù)的挑戰(zhàn)與解決方案_第4頁(yè)
三維集成技術(shù)的挑戰(zhàn)與解決方案_第5頁(yè)
已閱讀5頁(yè),還剩2頁(yè)未讀 繼續(xù)免費(fèi)閱讀

下載本文檔

版權(quán)說(shuō)明:本文檔由用戶(hù)提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)

文檔簡(jiǎn)介

三維集成技術(shù)的挑戰(zhàn)與解決方案

前子區(qū)域的電子分銷(xiāo)市場(chǎng)是當(dāng)前的sec區(qū)域的開(kāi)發(fā),它被推遲到了中日戰(zhàn)爭(zhēng)中的競(jìng)爭(zhēng),以減少財(cái)政資源,以分散的微格式監(jiān)管機(jī)構(gòu)。在同一情境中,佳組件將被送到最小區(qū)域,而不是正輸入信息。Todaydifferent3DpackagingapproacheslikeSiP(SysteminPackage),SoC(SystemonChip)andSoP(SystemonPackage)havebeendevelopedinordertoanswertherequirementsforsmallerfootprint,shorterinterconnectsandhigherperformance.SiP“SysteminaPackage”isafunctionalsystemorsubsystemwithmultiplewire-bondedorflip-chipdiesinanICpackage.Othercomponentsareplacedonthemotherboard,likepassives,SAW/BAWfilters,pre-packagedICs,connectorsandmicromechanicalparts.Thistechnologyenablesastackedchippackagewithreducedformfactor.SoC(SystemonChip)integratesallthedifferentfunctionalblocks,likeprocessor,embeddedmemory,logiccoreandanaloginamonolithicway.Theseblocksarerequiredtointegratethesystemdesignonasinglesemiconductorchip.SoCdesignsusuallyconsumelesspowerandhavealowercostandhigherreliabilitythanthemulti-chipsystemsthattheyreplace.Andwithfewerpackagesinthesystem,assemblycostsarereducedaswell.SoP(SystemonPackage)usesthrough-viasandhighdensitywiringinordertoachieveahigherminiaturization.Itisanemergingmicroelectronicstechnologythatplacesanentiresystemonasinglechip-sizepackage.Where“systems”usedtobebulkyboxeshousinghundredsofcomponents,SoPsavesinterconnectiontimeandheatgenerationbyenablingafullsystemwithcomputing,communications,andconsumerfunctionsallinasinglechipThroughSiliconVia(TSV)hasevolvedasoneofthekeytechnologiesfor3Dintegrationandwaferlevelpackaging.3DTSVhasthepotentialtoonedayreplacewirebondingandthusenablefurthersizeandcostreduction,whichisoneofthebiggestchallenges,andincreasetheperformanceofthedevice.Today3DTSVtechnologyhasbecomecriticaltothegrowthof3Dcomponentsintegration,likememorystacking,orforMEMSstructurepackaging.ThefirstapplicationwhichisusingtheTSVasmainstreamtechnologyisthepackagingofCMOSimagesensors(CIS).ForCMOSimagesensors,WLPisalreadyanindustrialreality.Today,alreadyabout35%ofCMOSimagersensorscanbefoundintolatestconsumercell-phonesandnotebookcamerasareencapsulatedinaWL-CSPandthisnumberkeepsgrowing(Fig.1.)1u3000ethsmaskmostbecoatingOneofthetypicalprocessflowstoformTSVsisshowninFig.2.Thesestepsarerequiredforthroughsiliconviawaferprocessing.First,theetchmaskmustbecreated.Thisinvolvescoating,exposinganddevelopingthemask.Oncethemaskiscreated,theviascanbeetchedandinsulated.Viafillingcanthenbecompletedusingvariousmaterialssuchascopperandtungsten.Thefillprocessisdeterminedbythefillmaterials.Asoftoday,copperisthemostcommonlyusedmaterialforTSVs,butothermaterialslikeTungsten(W)orCu3Snalloyareusedaswell.2生產(chǎn)中心2.1u3000unizactinvi生物—ExposureandDevelopmentPhotolithographyofviaopeningsinphotoresistlooksprettystraightforward.However,thevariousfollowingprocessstepsanddifferentviasizesrequirespecificphotoresistexposureanddevelopmentconditionsandaskforanoptimizedsetofparameters.Typicallyviasizesdownto5μm(Fig.3)canbeeasilyandcosteffectivelyachievedby1Xfullfieldphotolithography.State-of-the-artresolutionlimitsareatabout3μminproximityprintingon300mmsubstrates.However,tightCDcontrolofviaopeningsrequiresaccurategapsetting,excellentlightuniformityandexposuredosecontrol.Allthiswillaffectthefinalexposureresultsandthereforeneedtobeaccuratelycontrolled.Forthedescribedexperimentatypicalviatestmaskhavingdifferentviadiameterswasused.TheSUSSMA300Gen2MaskAlignerprovidesanaverageintensityofabout90mW/cmThedevelopmentprocesswasagaincarriedoutontheACS300Gen2usinganaqueousdevelopmodulethatwasequippedwithabinaryspraydispensesystem.Thebinaryspraynozzlesetupandwater-jacketeddispenselinewithtemperaturecontroltopoint-of-useallowforreducingprocesstimesandminimizingmaterialconsumption.Variableratearmmovementacrossthewaferwasemployedinordertooptimizetheuniformityofthesprayprocess.Both,AZ4110andAZ9260weredevelopedusinga1:4dilutionofAZ400Kanddeionizedwater.TMAHbasedAZ726MIFwasusedforthedevelopmentofAZ1505.Thetrendforsmallerviasalsorequiresaccurateoverlayoftheprintresult.Overallalignmentperformanceofthemaskaligneraswellasrunouteffectsarethetwomainimportantfactorsthatinfluencetheoverlayresult.TheSUSSMA300Gen2usestwonoveltechnologiestoachievehighlyaccurateoverlay.Alignmentaccuraciesbelow0.5μm(3sigma)canbeachievedontheMA300Gen2byadoptingtheDirectAligntechnology.Firstofall,thesystemaccuratelyalignswaferandmaskinalignmentgap,whichistypicallysetto50~100μm.Thefinalhighaccuracyalignmentstepisperformedinexposuregap.Advancedpatternrecognitionsoftwaremeasuresandcontrolsthealignment,thusachievingsub-micronalignmentaccuracy.Alsoalignmentaccuraciesdownto0.25μmcanbeachievednowusingtheMA/BA8Gen3Maskaligner.ThenewOperator-assistedalignmenttechnologywithcontinuouslyautomaticcalculationofachievedalignment(X,Y,Θ)betweenbothtargetsallowsextremealignmentaccuracyassistedbypatternrecognition.DuringmanualalignmenttheCOGNEXDuringtheexperimenttheThermAlignchuckwassetto22℃.ThealignmentwasdoneusinganautomaticalignmentsystemindirectalignmentmodewithSUSSproprietaryalignmenttargets.Theachievedoverlaydataon300mmwaferareshownintable1andthex-yplotisshowninFig.5.2.2通過(guò)alnci反應(yīng)表tin,alinciperacunity,alinciper等域的alincipersonal.vhn.Oneofthemostimportanttopicsin3DStackingisthealignmentaccuracy.AscanbeseenfromtheroadmapshowninFig.6,thetrendofviasizesisthatviadiameterswillcontinuetoshrinkoverthenextcoupleofyears.Todayviadiameterinrangeof25~75μmareusedinCMOSImageSensorsdevices.InmemorydevicestypicallyfewmicronsdiameterisusedforaTSV.Forthewaferbondingtechnology,shrinkingviadiametershaveadirecteffectonthepostbondalignmentaccuracythatisrequired.Thereisalwaysaminimumoverlaprequirementsothatmetalviashavegoodelectricalconnectionwithminimizedresistance.Thisminimumoverlaprequirementdirectlytranslatesintopost-bondalignmentaccuracy,whichwillbeinthesub-micronrangewithinthenextcoupleofyears.Asbothofthewaferswhichneedtobealignedfor3DstackinghavemetallayersIRalignmentbecomesimpossible.AnotherapproachistheInterSubstrateAlignment.ThistechniqueiscapableofachievingtherequiredalignmentaccuraciesoutlinedinFig.6.Inthisalignmenttechniquespecialopticsareusedthatareinsertedbetweenthetwowafers.TheISAobjectives,onleftandright,imagethealignmentkeyontheupperandlowerwafersimultaneously.Thealignmentstagemovesthewafersandapatternrecognitionalgorithmperformsthealignmentaccordingtotherecipe.Aftertheobjectivesareretractedbothwafersmoveintocontactortoapredefinedgap.Typicallymovingthewafersinthez-axiscancreatesomemisalignment.Thereforenewprecisionopticsandmechanicshavebeencombinedwithglobalinlinecalibrationmethodstoachievesub-micronalignmentaccuracyintheBA300UHP(UltraHighPrecision)BondAligner.2.3il果報(bào)明整理劑案例5Waferbondingtechniquesusedfor3DStackingaremainly:-metaltometaldiffusionbonding(Cu)-metaleutecticbonding(Cu/Sn)-siliconfusionbonding-adhesivebonding(BCB)Therearealotofprosandconsforeachkindofbondingprocess.Whichonewillbechosendependsontheapplicationanditsrequirements.Howeverthereisacleartrendformetaltometaldiffusionbondingusingcopperasbondlayer.Theadvantageofthisbondprocessisthattheelectricalaswellasmechanicalconnectionisdonesimultaneously.2.4案例5.coviwolgace.coper-aluminum系統(tǒng)copeq/aluminum系統(tǒng)兩需要關(guān)于copeviration,3,3,4,4,4,4,4,4,4,4.,3.,3.,3.,3.,3.,3.,3.,3.,3.,3.,3.,3.,3.,5.4.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.Whentwometalsarepressedtogetherunderappliedforceandheat,theatomscanmigratefromlatticesitetolatticesitebondingtheinterfacetogetherSuchdiffusionprocessesrequireintimatecontactbetweenthesurfacessincetheatomsmovelatticevibration.CopperorAluminumareoptimalforsuchdiffusionprocessesduetotheirductilepropertiesandfastdiffusionrates.Copperbondingrequirestemperaturesintherangeof300℃upto400℃toachieveagoodhermeticallysealinterface.Theoxidationofcoppercanhamperthebondingprocess.Itcanbecrackedbyapplyingahighforceduringthebondingortoincorporateavaporcleaningprocesstoremovethesurfaceoxidation.Usingthevaporfromformicacid(HC00H)inabubbler,SUSSMicroTechasdevelopedapointofuseremovalsystemformetaloxides.Wafersareplacedincleaningchambersandexposedtothevaporforafewminutes.ThechamberispurgedandbycontrollingthepartialpressureofO2.5which-eth-si-ausiausiEutecticbondingisalsoofinterestfor3Dstackingduetothelowtemperatures,whicharebeginningat231℃forCu3Sn(Fig.7).ThusthemostoftenrequestedeutecticsareAuSn,AuSi,AlGe,andCuSn,asalreadymention.Italsorequiredtheusageofinertgastopreventoxidation.2.6u2004ain市直機(jī)關(guān)wafer-roinFusionBondingisinterestingfor3Dstackingduetotheveryshortprocesstimesandhighbondstrengths.Neverthelessduringthefusionbondingonlythemechanicalcontactiscreated.However,therearenodirectelectricalconnectionsacrosstheinterfacetointerconnectthemetallayers.Additionalprocessingisthereforerequiredtoetchthroughthewaferstackandbackfillviaswithmetals.Thisisdonebythinningoneofthesubstratestoseveraltensofmicrometersandfollowbyapatternedetchandmetalbackfillinaprocessknownas“vialast”processing.Thedrawbacktofusionbondingistherequirementsforsurfaceflatnessandroughness.Anotherissueisthelimitationintheannealingtemperatureduetotheusedmetalmaterialsinthewafers.Butusingplasmatreatmenttheannealingtemperaturecanbereducedfrom~1000℃downtotherequired200℃~400℃.Siliconfusionbondingneedsthefollowingprocesssteps:-plasmatreatmentcreatingahydrophilicsurfacewithaspecificchemistryandcontactangle-DIwatercleaningcombinedwithreactivationandbonding-temperatureannealinginastandardfurnace(batchprocess)2.7u3000e兩nb風(fēng)險(xiǎn)法上的alogening國(guó)際習(xí)慣法—AdhesiveBondingAdhesivebondingisveryoftenusedin3Dduetothelowrangeofprocesstemperatureandthetopographytolerance.Themostoftenusedpolymerforprecision3DadhesivebondingisBCB(benzocyclobutene)andisbondedfrom150℃~320℃.TheflowpropertiesofBCBcanbemanipulatedinordertoprovidelowtemperaturebondingandalignmentaccuraciesintherangeof1~2μm.BCBneedstobecoatedononeorbothwafers,theuseofadhesivepromoterAP3000isabsolutelyessential.BeforebondingtheBCBneedstobebakedout.Iftheprocuringisbelow150℃notallsolventsareremoved.Sothebondwillalmostcertainresultinapoormechanicalconnection.3wafertemperiek-roining網(wǎng)絡(luò)mask/waferr

溫馨提示

  • 1. 本站所有資源如無(wú)特殊說(shuō)明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶(hù)所有。
  • 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁(yè)內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒(méi)有圖紙預(yù)覽就沒(méi)有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 人人文庫(kù)網(wǎng)僅提供信息存儲(chǔ)空間,僅對(duì)用戶(hù)上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對(duì)用戶(hù)上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請(qǐng)與我們聯(lián)系,我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶(hù)因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。

最新文檔

評(píng)論

0/150

提交評(píng)論