




版權(quán)說(shuō)明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)
文檔簡(jiǎn)介
Chapter5HardwareDescriptionLanguages5.1HDL-BasedDigitalDesign5.1.1WhyHDLs?Inpreviousdecades,usedblockdiagramsandschematics.Reason:Synthesizable.Thedevelopmentofprogrammablelogicdevicesandvery-large-scaleASICtechnology.Synthesistoolscansupportmuchlargersystemdesigns.5.1.2HDLToolSuitesTexteditorCompilerSynthesizerSimulatorTemplategeneratorSchematicviewerTranslatorTiminganalyzerBackannotator5.1.3HDL-BasedDesignFlowStepsinanHDL-baseddesignflow:5.4TheVerilogHardwareDescriptionLanguageVersion:Verilog-1995Verilog-2001Features:Designsmaybedecomposedhierarchically.Eachdesignelementhasawell-definedinterfaceandaprecisefunctionalspecification.Concurrency,timing,andclockingcanallbemodeled.Thelogicaloperationandtimingbehaviorofadesigncanbesimulated.5.4.1ProgramStructureBasicunitofdesignandprogramming:ModuleModuleDeclarationStatementEx.—Verilogprogramforan“inhibit”gateDeclarationStatementNote:Keywordsandidentifierarecasesensitivity.SyntaxofaVerilogmoduledeclaration:SyntaxofaVeriloginput/outputdeclarations:5.4.2LogicSystem,Nets,Variables,andConstants1.LogicSystemThepossiblevaluesofa1-bitsignal:0Logical0,orfalse1Logical1,ortrueXAnunknownlogicalvalueZHighimpedance,asinthree-statelogicBitwisebooleanoperatorsinVerilog’slogicsystem:2.NetsNet:Providesconnectivitybetweenmodulesandotherelements.Verilognettypes:Note:Wireisthedefaultnettype.SyntaxofVerilogwireandtrinetdeclarations:3.VariablesRegandInteger:Themostcommonlyused.SyntaxofVerilog
regandintegervariabledeclarations:Avariable’svaluecanbechangedonlywithinproceduralcodewithinamodule.4.ConstantsLiteralFormat:n'Bdd…dn:Adecimalnumberthatgivethesizeoftheliteralinbits.B:Asingleletterspecifyingthebase.b(binary),o(octal),h(hexadecimal),d(decimal)dd…d:Astringofoneormoredigitsinthespecifiedbase.Parameter:ConstantswithinamoduleSyntaxofVerilogparameterdeclarations:5.4.3VectorsandOperators1.Vectorreg[a:b]word;/*aistheleftmostbitofword,bistherightmostbitofword.*/Ex.
reg[7:0]byte1,byte2,byte3;
reg[15:0]word1,word;
reg[1:16]Zbus;Bit-select:bytel[7],Zbus[16].Part-select:Zbus[1:8],Zbus[9;16].Concatenation:{2'b00,2'b11}4'b0011{2{byte1},2{byte2}}{byte1,byte1,byte2,byte2}2.OperatorsShiftoperators:Vacatedpositionsfilledwith0s.ArithmeticandshiftoperatorsinVerilog:Treatvectorsasunsignedintegers.regsigned[15:0]A;outputsigned[15:0]A;8'bs11111111;//signedlettersEx.8'b11010011<<38'b10011000Verilog-2001:Provideforsignedandunsignedarithmetic.Ex.5.4.4ArraysSyntaxofVerilogarraydeclarations:Ex.reg[7:0]byte1,recent[1:5],mem1[0:255],mem2[0:511];
/*byte1:an8-bitvector,others:arrayscontaining5,256,and5128-bitvectors,respectively.*/5.4.5LogicalOperatorsandExpressionsVeriloglogicaloperators“==”and“!=”:Abit-by-bitcomparison.Evaluatethetruthorfalsehoodofeachoperandfirstly.Ex.4'b0100&&4'b1011true4'b0100&4'b1011falsePrecedencePrecedence!~*/%+-<<>><<=>>===!====!==&^^~|&&||?:ThemostprecedenceThelowestprecedence5.4.6CompilerDirectives`includefilenameThenamedfileisreadimmediatelyandprocessedasifitscontentswerepartofthecurrentfile.Readindefinitionsthatarecommontomultiplemodulesinaproject.Nestingisallowed.`defineidentifiertextNoendingsemicolon.Replaceeachappearanceofidentifierwithtext.5.4.7StructuralDesignElementsThreedesignstylesThecorrespondingcurrentstatementStructuraldesignInstancestatementDataflowdesignContinuous-assignmentstatementBehavioraldesignAlwaysblocksTheabovedesignstylesandthecorrespondingstatementscanbeintermixedwithinaVerilogmoduledeclaration.Verilogbuilt-ingates:SyntaxofVeriloginstancestatements:ThefirstformatThesecondformatThefirstformatNote:Thebuilt-ingatescanbeinstantiatedonlyusingthefirstformat.Thelocalexpressionsarelistedinthesameorderastheportstowhichthey’resupposedtoconnect.Ex.1—StructuralVerilogprogramforan“inhibit”gateThesecondformatNote:Librarycomponentsanduser-definedmodulescanbeinstantiatedwitheitherthefirstorthesecondformat.Portsassociationscanbelistedinanyorder.LogicdiagramcorrespondingtotheVrSillyXORmodule:Ex.2—StructuralVerilogprogramforanXORfunction5.4.8DataflowDesignElementsContinuous-assignmentstatement:Describeacombinationalcircuit.SyntaxofVerilogcontinuous-assignmentstatements:Ex.—
Prime-number-detectorcodeusingaconditionaloperator.5.4.9BehavioralDesignElements(ProceduralCode)Thekeyelementofbehavioraldesign:alwaysblock.SyntaxofVerilogalwaysblocks:SensitivitylistNote:Whenanysignalinitssensitivitylistchangesvalue,alwaysblockexecution.Proceduralstatementinanalwaysblockexecutesequentially.Allofthesignalsthataffecttheoutcomesoftheproceduralstatementsshouldbelisted.Proceduralstatementsthatareusedwithinanalwaysblock:Blockingassignmentnonblockingassignmentbegin-endblocksifcasewhilerepeat1.BlockingandNonblockingassignmentstatementsBlocking?
Blocktheexecutionofsubsequentproceduralstatementsinthesamealwaysblock.Nonblocking?Assignthevaluetothelefthandsideuntiltheentirealwaysblockhascompletedexecution.Note:Alwaysuseblockingassignments(=)inalwaysblocksintendedtocreatecombinationallogic.Alwaysusenonblockingassignments(<=)inalwaysblocksintendedtocreatesequentiallogic.Donotmixblockingandnonblockingassignmentsinthesamealwaysblock.Donotmakeassignmentstothesamevariableintwodifferentalwaysblocks.Ex.—Prime-numberdetectorusinganalwaysblockThesignalthatappearsonthelefthandsideofanassignmentstatementinanalwaysblockmustbedeclaredasaregvariable.2.Begin-endblocksNote:Theproceduralstatementswithinabegin-endblockexecutesequentially.Thebegin-endblockmustbenamedwhentheblockhasitsownlocalparametersorvariables.Ex.—Prime-numberdetectorusingmultiplestatementsin
analwaysblock3.IfstatementEx.—Prime-numberdetectorusinganifstatementIfstatementcanbenested!4.CasestatementNote:Avoidnonparallelcasestatementandnot“all-inclusive”case.Ex.—Bus-selectormoduleusingcasestatement5.ForstatementForsynthesis!Ex.—Prime-numberdetectorusingaforstatementCan’tbesynthesizable!6.Repeat,whileandforeverstatementNote:Theabovestatementscan’tbeusedtosynthesizecombinationallogic,onlysequentiallogic.5.4.10FunctionsandTasksFunction:Acceptsanumberofinputsandreturnsasingleresult.Note:Afunctionmaynothaveanyoutputorinoutdeclarations.Butitmaynotdeclareanynetsornestedfunctionsandtasks.Afunctionexecutesinzerosimulatedtime,andthereforcan’tcontainanydelayorothertiming-relatedstatements.Thevaluesofanylocalvariablesarelostfromonefunctioncalltothenext.Ex.—VerilogprogramforanXORgateusingan“inhibit”
function2.TaskNote:Taskdoesnotreturnaresult.Built-insystemtasksandfunctionsthatareusedintestbenchesandsimulation:$display,$write,$monitor,$monitoroffand$monitoron,$time,$stop.5.4.11TheTimeDimensionTimedelaystatement:
溫馨提示
- 1. 本站所有資源如無(wú)特殊說(shuō)明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
- 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
- 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁(yè)內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒有圖紙預(yù)覽就沒有圖紙。
- 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
- 5. 人人文庫(kù)網(wǎng)僅提供信息存儲(chǔ)空間,僅對(duì)用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對(duì)用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
- 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請(qǐng)與我們聯(lián)系,我們立即糾正。
- 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。
最新文檔
- 2025年媒體經(jīng)營(yíng)合作協(xié)議書
- 2025年度物流車輛維修配件供應(yīng)合同
- 2025年度新型建筑材料應(yīng)用示范工程售后服務(wù)保障書
- 2025年激光影像輸出膠片項(xiàng)目合作計(jì)劃書
- 2025年度國(guó)際物流公司項(xiàng)目總監(jiān)聘用合同模板3篇
- 優(yōu)化幼兒園教研學(xué)期工作計(jì)劃的管理與執(zhí)行
- 客戶化需求對(duì)倉(cāng)庫(kù)的影響計(jì)劃
- 建立規(guī)范的接待標(biāo)準(zhǔn)與流程計(jì)劃
- 社區(qū)養(yǎng)老服務(wù)體系的完善計(jì)劃
- 班主任我們永遠(yuǎn)的信仰計(jì)劃
- 駱駝祥子 故事情節(jié)
- 馬克思主義宗教觀課件
- 語(yǔ)文版九年級(jí)下冊(cè)課外閱讀練習(xí)
- 【課件】第11課+美術(shù)的曙光-史前與早期文明的美術(shù)+課件高中美術(shù)人教版(2019)美術(shù)鑒賞
- 高中化學(xué)人教版一輪復(fù)習(xí)-晶體結(jié)構(gòu)與性質(zhì)(復(fù)習(xí)課件)
- GB/T 22919.3-2008水產(chǎn)配合飼料第3部分:鱸魚配合飼料
- 船舶涂裝課件
- 【薪酬】國(guó)有企業(yè)中長(zhǎng)期股權(quán)激勵(lì)課件
- 《新聞攝影教程(第五版)》第三章 新聞攝影工作者的職責(zé)與素養(yǎng)
- 學(xué)前兒童行為觀察第一章觀察概述課件
- 化學(xué)品防范說(shuō)明編碼
評(píng)論
0/150
提交評(píng)論