




版權(quán)說明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請進(jìn)行舉報或認(rèn)領(lǐng)
文檔簡介
1、Interfacing the TLC5618ADigital-to-Analog Converter to theApplication ReportTMS320C203 DSPLiterature Number: SLAA033July 1998IMPORTANT NOTICETexas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinueany product or service without notice, and adv
2、ise customers to obtain the latest version of relevant informationto verify, before placing orders, that information being relied on is current and complete. All products are soldsubject to the terms and conditions of sale supplied at the time of order acknowledgement, including thosepertaining to w
3、arranty, patent infringement, and limitation of liability.TI warrants performance of its semiconductor products to the specifications applicable at the time of sale inaccordance with TIs standard warranty. Testing and other quality control techniques are utilized to the extentTI deems necessary to s
4、upport this warranty. Specific testing of all parameters of each device is not necessarilyperformed, except those mandated by government requirements.CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OFDEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“C
5、RITICALAPPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, ORWARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHERCRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TOBE FULLY AT THE CUSTOMERS RISK.In order to minimize risks
6、associated with the customers applications, adequate design and operatingsafeguards must be provided by the customer to minimize inherent or procedural hazards.TI assumes no liability for applications assistance or customer product design. TI does not warrant or representthat any license, either exp
7、ress or implied, is granted under any patent right, copyright, mask work right, or otherintellectual property right of TI covering or relating to any combination, machine, or process in which suchsemiconductor products or services might be or are used. TIs publication of information regarding any th
8、irdpartys products or services does not constitute TIs approval, warranty or endorsement thereof.Copyright © 1998, Texas Instruments IncorporatedContents1Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
9、 . . . . . . . . . . . . . . . . . . 12TLC5618A Overview. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23Operational Overview. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
10、. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43.1Signal Sequence. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43.2Reference Voltage Inputs. . . . . . . . . . . . . . .
11、 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53.3Input Data Bits. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54The DAC/DSP System. . . .
12、. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65The DSP Serial Port. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
13、 . . . . . . 75.1DSP Internal Serial Port Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86Software Overview. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
14、. . . . . . . . . . . . . . . . . . . . 96.1Flowchart. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106.2Program Listing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
15、 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117Summary. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15List of Figures12346Application Schematic
16、. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1Package Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
17、. . . . . . . . . . . . . . 2Functional Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3Timing Diagram for TLC5618A Only. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
18、. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4Internal DSP Serial Port Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8TLC5618A to TMS320C203 80 MHz DSP Interface Program Flow Chart. . . . . . . .
19、. . . . . . . . . . . . . . . . . . . . . . . 10List of Tables1234Terminal Functions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2Program Modes. . . . . . . . . . . . . . . . . . . . . .
20、. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5DSP/DAC Interconnection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6DSP Seria
21、l Port Signals and Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7Interfacing the TLC5618A Digital-to-Analog Converter to the TMS320C203 DSPiiiivSLAA033Software OverviewSoftware OverviewThis interface program gene
22、rates a triangle waveform from DSP to TLC5618A.Figure 6 shows the program flowchart.The C203 CLKINX2 frequency is 80 MHz, the CPU CLK for the C203 DSP is40 MHz, SCLK for the TLC5618A is driven by CLKX, which is 20 MHz.The program starts with a common initialization procedure for the DSP followedby t
23、he initialization of the serial port.The following steps initialize the DSP.1.Disable the global interrupts.2.Set the data page pointer to 0h.The next two steps initialize the serial port.3.Set the synchronous serial port control register to 0C00Eh(SSPCR=0C00Eh)The individual bits within the SSPCR n
24、ow contain the following functions:The frame sync mode bit is set to 1 (FSM=1) to allow burst modeoperation.The clock mode bit is set to 1 (MCM=1) to set the transmit clock CLKXto1/2 of the DSP master clock of 40 MHz (CLKX frequency = 20 MHz)The transmit mode bit is set to 1 (TXM=1) to generate the
25、frame syncinternally as required for the data transfer initiation. FSX is nowprogrammed as an output.The FREE and SOFT bits are set to 1. The clock continues to run atbreakpoint.4.Set the synchronous serial port control register to 0C03Eh(SSPCR=0C03Eh)Writing 1s to the transmitter reset field (XRST)
26、 and to the receiver reset field(RRST) activates the serial port transmitter and receiver.The program executes the following steps:1.Initializes the C203 DSP2.Initializes the serial port3.DSP generates a triangle waveform to TLC5618A.4.After obtaining all waveform(AR7=0), the DSP exits the triangle_
27、wavesubroutine.The data is now available for use in user defined functions (algorithms).Interfacing the TLC5618A Digital-to-Analog Converter to the TMS320C203 DSP96Software OverviewProgram Listing; *; *(C) COPYRIGHT TEXAS INSTRUMENTS, INC. 1998*; *;*; *; *File: AC5618DA.ASM Main routine*; *; *Writte
28、n By: David Quach*;*.title ”TLV5618A DAC Interface routine”;*; This routine allows the C2O3EVM to interface with a DAC on the; Serial port of the DSP.;Program Bits D15 D12 Function;D15D14D13D12 |; 1| Write to latch A from DSP and latch B;| updated with buffer latch data.; 0 0| Write to latch B and d
29、ouble buffer.; 0 1| Write to double buffer latch only.; 0| 12.5 µs setting time.; 1| 2.5 µs setting time.; 0| Powererup operation.; 1| Power down mode.;.mmregsSDTR .set0fff0hSSPCR .set0fff1hLatch_B .set061h.datanum_samples.set8; (Number of intervals per cycle) / 2codes_per_interval .set 51
30、2; (4096 counts) / (num_samples)num_waves.set10; Number of triangle waveSoftware Overview.ps.textstart:SETCLDPCLRCSPLKOUTSPLKOUTlarINTM#0INTM#0c00eh,temp0temp0, SSPCR#0c03eh, temp0temp0, SSPCRAR7,#num_waves1; (AR7) = #(num_waves1); XRST=RRST=1 reset the receiver and; FREE=SOFT=TXM=MCM=FSM=1; disable
31、 global interrupts; set data page pointer1000h; Starting Program Address = 1000h; Initialize Serial Port; transmitter interface; DSP will generate a triangle wave to DAC Latch A and double buffer,; while ; latch A is beginning from 0h, increment by 200h (512); to FFFh (4095). Then decrease to 0h, de
32、crement of 200h (512).; The process is opposite for double buffer. It begins from FFFh (4095); decrement by 200h (512), to 0h. Then increase to FFFh (4095); increment of 200h (512)* Initial Start PointlarsarLARsaroutrptnopoutrptnopLARTriangle_wave:marmarsaroutrptnopmarmarsarout12*, AR2*0+AR2, Latch_
33、ALatch_A, SDTR*, AR4*0; Select AR4; (AR4) = (AR4)(AR0) = (5E00h); Send (AR4) to double bufferLatch_A, SDTR#99; 2.5 µs/25 ns = 100 at CLKOUT1=40MHz; Wait 2.5 ms for output settling timeAR0, #codes_per_interval1 ;AR0=#(codes/interval1) = 511AR4, #5FFFhAR2, #0C000hAR2, Latch_A; (AR4) = #5FFFh; (AR
34、2) = #0C000h; Write 0 to latch AAR4, Double_Buffer ; write full scale to double buffer* Send the initial data to DACDouble_Buffer, SDTR#99; 2.5 µs/25 ns = 100 at CLKOUT1=40 MHz; Wait 2.5 ms for output settling timeAR4, Double_BufferDouble_Buffer, SDTR#99; 2.5 µs/25 ns = 100 ;CLKOUT1=40 MHz
35、; wait 2.5 µs for output settling time; Select AR2; (AR2) = (AR2) + (AR0) = (C1FFh); Send (AR2) to latch ASLAA033Software Overviewrpt#99; 2.5 µs/25 ns = 100 ;CLKOUT1=40MHznopLARAR5, #num_samples2; (AR5) = #(num_samples2)LARAR0, #codes_per_interval; (AR0)= codes/intervalup:mar*, AR4; select
36、 AR4mar*0; (AR4) = (AR4)(AR0)sarAR4, Double_Buffer ; write (AR4) to double bufferoutDouble_Buffer, SDTRrpt#99; 2.5 µs/25 ns = 100 CLKOUT1=40 MHznopmar*, AR2; select AR2mar*0+; (AR2)=(AR2)+(AR0)sarAR2, Latch_A; write (AR2) to latch AoutLatch_A, SDTRrpt#99; 2.5 µs/25 ns = 100 CLKOUT1=40 MHzn
37、opmar*, AR5; select AR5BANZup; IF AR5 <>0, GO BACK TO UP, AND (AR5)1LARAR5, #num_samples2 ;(AR5)=#(num_samples2)down:mar*, AR4; select AR4mar*0+; (AR4) = (AR4) + (AR0)sarAR4, Double_Buffer ; write (AR4) to double bufferoutDouble_Buffer, SDTRrpt#99; 2.5 µs/25 ns = 100 CLKOUT1=40 MHznopmar*, AR2; select AR2mar*0; (AR2) = (AR2) (AR0)sarAR2, Latch_A; write (AR2) to latch AoutLatch_A, SDTRrpt#99; 2.5
溫馨提示
- 1. 本站所有資源如無特殊說明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請下載最新的WinRAR軟件解壓。
- 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
- 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁內(nèi)容里面會有圖紙預(yù)覽,若沒有圖紙預(yù)覽就沒有圖紙。
- 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
- 5. 人人文庫網(wǎng)僅提供信息存儲空間,僅對用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對任何下載內(nèi)容負(fù)責(zé)。
- 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請與我們聯(lián)系,我們立即糾正。
- 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時也不承擔(dān)用戶因使用這些下載資源對自己和他人造成任何形式的傷害或損失。
最新文檔
- 淮陰師范學(xué)院《數(shù)據(jù)統(tǒng)計分析與spss應(yīng)用》2023-2024學(xué)年第二學(xué)期期末試卷
- 商丘學(xué)院《司法社會調(diào)查理論與方法》2023-2024學(xué)年第二學(xué)期期末試卷
- 湖南第一師范學(xué)院《世界近代史專題》2023-2024學(xué)年第二學(xué)期期末試卷
- 浙江育英職業(yè)技術(shù)學(xué)院《特殊兒童心理學(xué)》2023-2024學(xué)年第二學(xué)期期末試卷
- 做賬實(shí)操-駕校教練人工成本的核算
- 2024-2025學(xué)年河南省名校大聯(lián)考高二上學(xué)期階段性測試(二)歷史試卷
- 大連工業(yè)大學(xué)《產(chǎn)品色彩設(shè)計》2023-2024學(xué)年第二學(xué)期期末試卷
- 電子科技大學(xué)中山學(xué)院《建筑裝飾材料》2023-2024學(xué)年第二學(xué)期期末試卷
- 洛陽理工學(xué)院《工商管理類專業(yè)導(dǎo)論》2023-2024學(xué)年第二學(xué)期期末試卷
- 渭南職業(yè)技術(shù)學(xué)院《醫(yī)學(xué)網(wǎng)站開發(fā)》2023-2024學(xué)年第二學(xué)期期末試卷
- 《黃色新聞的泛濫》課件
- 2024年山東省公務(wù)員考試《行測》真題及答案解析
- 化工原理Ⅱ?qū)W習(xí)通超星期末考試答案章節(jié)答案2024年
- 2024-2025學(xué)年初中體育與健康九年級全一冊人教版(2024)教學(xué)設(shè)計合集
- 環(huán)保產(chǎn)業(yè)政策及市場發(fā)展趨勢分析研究
- 2024年河南省高考對口升學(xué)語文英語試題
- 學(xué)習(xí)白求恩精神,做一個高尚的人一個純潔的人
- 《中醫(yī)藥學(xué)概論》期末考試復(fù)習(xí)題庫(含答案)
- 2024年秋季新外研版三年級上冊英語課件 Unit 1 第1課時(Get ready)
- 單位委托員工辦理水表業(yè)務(wù)委托書
- 2024版《保密法》培訓(xùn)課件
評論
0/150
提交評論